Volume : 2, Issue : 11, NOV 2016

DESIGN AND DEVELOPMENT OF VERIFICATION ENVIRONMENT TO VERIFY AHB2APB BRIDGE PROTOCOL USING UVM

NARRA VENKATA KRISHNA, N.G.N. PRASAD, G.S.S. PRASAD

Abstract

The AMBA AHB is for high-performance, high clock frequency system modules. The AHB acts as the high-performance backbone system bus. AHB supports the efficient connection of processors. The AMBA APB is optimized for low power consumption and interface reduced complexity to support peripheral functions. In this project functions of the AHB2APB Bridge protocol by writing the code in VERILOG and simulating it in XILINX ISE. In this project, we verify the all functions of Bridge protocol by writing verification code in UVM with different test cases. The code coverage and functional coverage and functional verification of the Bridge RTL design is 100% covered by using QUESTASIM.

Article : Download PDF

Cite This Article

Article No : 10

Number of Downloads : 1334

References

[1] K.Cho et al, “Reusable Platform Design Methodology
For SOC Integration And Verification”, Proceedings of
ISOCC 2008, pp. I-78- I-81, Nov. 2008
[2] D.Gajski et al, “Essential Issues for IP Reuse”,
Proceedings of ASP-DAC, pp.37-42, Jan. 2000
[3] ARM Limited AMBA specification
[4] opencores.org
[5] Xilinx ISE Synthesis and Verification Design Guide
[6] Jaehoon Song, Student member, IEEE, Hyunbean Yi,
Member,IEEE, Juhee Han, and Sungju Park, Member,
IEEE,” An Efficient SOC Test Technique by Reusing
On/Off Chip Bus Bridge”IEEE Transcactions on Circuits
And Systems-I: Regular Papers, Vol,56, No.3,
March2009.